## Quiz 4

(November 25<sup>th</sup> @ 5:30 pm)

## PROBLEM 1 (30 PTS)


Draw the state diagram (in ASM form) of the FSM whose VHDL description is listed below:

```
library ieee;
use ieee.std_logic_1164.all;
entity circ is
   port ( clk, rstn: in std_logic;
        r, p, q: in std_logic;
        x, w, z: out std_logic);
end circ;
```

```
architecture behavioral of circ is
   type state is (S1, S2, S3);
   signal y: state;
begin
  Transitions: process (rstn, clk, r, p, q)
  begin
     if rstn = '0' then y \leq S1;
     elsif (clk'event and clk = '1') then
        case y is
          when S1 =>
            if r = 1' then y \le 2';
             else if p = '1' then y \le S3; else y \le S1; end if;
          when S2 =>
             if p = '1' then y \le S1; else y \le S3; end if;
          when S3 =>
             if q = '1' then y \le S3; else y \le S2; end if;
        end case;
     end if;
  end process;
  Outputs: process (y, r, p, q)
      x <= '0'; w <= '0'; z <= '0';
      case y is
         when S1 => if r = '0' then x <= '1'; end if;
         when S2 \Rightarrow if q = '0' then w \Leftarrow '1'; end if;
                     if p = '0' then z \le '1'; end if;
         when S3 \Rightarrow if q = 0' then w \leftarrow 1'; end if;
      end case;
  end process;
end behavioral;
```

## PROBLEM 2 (40 PTS)

Provide the excitation equations (including the Boolean equation for z) and the Excitation Table for the following FSM:



Is this a Mealy or a Moore FSM? Why? (5 pts)

## **PROBLEM 3 (30 PTS)**

• Sequence detector: Draw the state diagram (any representation) of an FSM with input x and output z. The detector asserts z=1 when the sequence 0110 is detected. Right after the sequence is detected, the circuit looks for a new sequence.

1